

## (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date  
14 July 2005 (14.07.2005)

PCT

(10) International Publication Number  
**WO 2005/064654 A1**

(51) International Patent Classification<sup>7</sup>: **H01L 21/02**,  
27/12, 21/336, 21/762, 29/786

(21) International Application Number:  
**PCT/JP2004/018981**

(22) International Filing Date:  
14 December 2004 (14.12.2004)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
2003-434019 26 December 2003 (26.12.2003) JP

(71) Applicant (for all designated States except US): **CANON KABUSHIKI KAISHA [JP/JP]**; 3-30-2, Shimomaruko, Ohta-ku, Tokyo 1468501 (JP).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **SAKAGUCHI, Kiyofumi [JP/JP]**; C/o Canon Kabushiki Kaisha, 3-30-2,


Shimomaruko, Ohta-ku, Tokyo 1468501 (JP). NOTSU, Kazuya [JP/JP]; C/o Canon Kabushiki Kaisha, 3-30-2, Shimomaruko, Ohta-ku, Tokyo 1468501 (JP). MOMOI, Kazutaka [JP/JP]; C/o Canon Kabushiki Kaisha, 3-30-2, Shimomaruko, Ohta-ku, Tokyo 1468501 (JP). SATO, Nobuhiko [JP/JP]; C/o Canon Kabushiki Kaisha, 3-30-2, Shimomaruko, Ohta-ku, Tokyo 1468501 (JP).

(74) Agent: **OHTSUKA, Yasunori**; 7th Fl., Shuwa Kioicho Park Bldg., 3-6, Kioicho, Chiyoda-ku, Tokyo 1020094 (JP).



(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

*[Continued on next page]*

(54) Title: SEMICONDUCTOR SUBSTRATE, MANUFACTURING METHOD THEREOF, AND SEMICONDUCTOR DEVICE

**A**

(57) Abstract: A separation layer is formed on a silicon substrate. An SiGe layer serving as a strain induction layer and a silicon layer serving as a strained semiconductor layer are formed sequentially on the separation layer to prepare a first substrate. The first substrate is bonded to a second substrate made of the same material as the silicon layer of the strained semiconductor layer. The structure is separated into two parts at the separation layer. When the residue of the separation layer and the SiGe layer are removed, and the surface is planarized by hydrogen annealing, an Si substrate having a strained silicon layer on the uppermost surface is obtained.

**B****C**



- (84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**Published:**

— *with international search report*